Suppose only NAND gates are provided, what is the minimum number of NAND gates required to build an AND gate?
This section requires Javascript.
You are seeing this because something didn't load right. We suggest you, (a) try
refreshing the page, (b) enabling javascript if it is disabled on your browser and,
finally, (c)
loading the
non-javascript version of this page
. We're sorry about the hassle.
As AND = AND or NOT(NAND) = AND , we can build an AND gate with a NAND gate in series with a NOT gate. And we can build a NOT gate by connecting the two inputs of a NAND gate together. Therefore, we need only 2 NAND gates to build an AND gate as follows.