Flip - Flop

What will be the logic level at Q when A = 1 and clock = 1 ?

1 none 0 Meta stable state

This section requires Javascript.
You are seeing this because something didn't load right. We suggest you, (a) try refreshing the page, (b) enabling javascript if it is disabled on your browser and, finally, (c) loading the non-javascript version of this page . We're sorry about the hassle.

1 solution

Deepak Gowda
Jul 2, 2014

Its a D (Delay or Data) flip flop where output is held at the same logic level with respect to input, provided clock is high.

0 pending reports

×

Problem Loading...

Note Loading...

Set Loading...